This paper presents a review of the emerging I'Optically addressed ferroelectric memory with nc]n-destructi.ve read-out (NDRO)" as a non-volat.ilc nlemory technology, identifies its high impact applications, and projects on some novel device designs and architectures that will enable its realization. Based on the high In implement.at,ions t.o-dateg"ll, the fast fcrroelectric polarization switching is generally accompanied by undesirable effects such as the slowly drifting injected space charge at the ferroelectric/scn~iconductor interface contributing to deleterious modulating fields. Also, retention lC)SS due to leakage associated with the semiconductor/ferroel ectrjc interface is a problem. A variety of device test structures in the sandwich configuration were fabricated using c-axis oriented PZT thin films with either platinum or conducting lanthanum strontium cobalt oxide pA/pm2. In order to ~JerfOrm area calculations and to determine initial bit line capacitance, it was necessary to produce a prototype layout of the c:cII. A conservative assumption was made that the ferroelectric cell cc>uld be placed within 2 minimum dimensions of other structures in a 1.2 jL CMOS process.
. , paper presents a new two capacitor memory cell configuration that provides an enhanced bipol~r optoelectronic response from the edges of the capacitor at incident power as low as -2 mW\#m2.
J__ Int~_o~uotion
I@rroel ectri c memori es are of considerable interest f-or appl jcatjons such as c)pt. ical information storage or corrclationl-~.
however, it. is well recognized that only non-destructive read-out (NDRO) of ferroelectric nonvolatile memories would truly exploit the full potential of such fcrroelectric c}ptjcal memoriess-g. An elect.rical NDRO mcthcld utilizes a ferroelectric field effect.
transistor confjgurat.jon where modulation of' the source-to-drain current across a semiconductor channel is accomplished by the remanent polarization (memor-y) in a ferroelectric layer in the gate regi on. A]though nor]destruct.ivc t.o the memory, this scheme10
involves the challenge of c)ptimizing a ferro-semiconductor interface.
In implement.at,ions t.o-dateg"ll, the fast fcrroelectric polarization switching is generally accompanied by undesirable effects such as the slowly drifting injected space charge at the ferroelectric/scn~iconductor interface contributing to deleterious modulating fields. Also, retention lC)SS due to leakage associated with the semiconductor/ferroel ectrjc interface is a problem. Figure 2a . pA/pm2. In order to ~JerfOrm area calculations and to determine initial bit line capacitance, it was necessary to produce a prototype layout of the c:cII. A conservative assumption was made that the ferroelectric cell cc>uld be placed within 2 minimum dimensions of other structures in a 1.2 jL CMOS process.
Furthermore, it was assumed that, the ferro-capacitor is constructed of two overlapping layers, each immediately contactable from metal one. Also it is assumed that the illumination rise times and durations are available that lead to current waveforms with rise times on the order of 1 ns or slc)wer and durations on the order of 10 t.o 100 ns.
Support c_i_rcuitry._2:in~ing :
The support circuitry timing must account for the following delays:
Bit-1ine delay ( 
Further, to obtain the read cycle time, TCYC1e, the additional time to re-balance, or prccharge (Tl),6C~~,8~) the bit lines is then added to the above evaluated read access time.
'l'he area of the fe.rrocell support, circuitry, mainly the address enable MOSFET, is used to allow calculation of the area of the core for various memory configurations. An assumption was made that unconstrained area and drive capability is available outside the periphery of the core itself. None of the requirements for drive c)r timing are difficult to achieve jn a standard 1.2~m process, and in fact, the requirements imposeci by the ferrocell design used here are qujte similar to conventional DRAM. and negatively poled state (6c-6a) respectively. 
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